Previous Job
Previous
CPU Design Verification Engineer
Ref No.: 18-16894
Location: Santa Clara, California
Job description

Primary responsibilities:
- Pre-si functional verification of microprocessors
- Develop, simulate and debug directed and random assembly level stimulus to find bugs in
the CPU
- Create stimulus, stimulus generators and infrastructure in x86 assembly and high level
language for post-silicon validation
- Development of script based verification infrastructure

Required skills:
- Experience in x86 and other (ARM, MIPS) assembly level programming
- Modern computer architecture and understanding of processor pipeline and memory
hierarchy
- Simulation debug of verilog based designs
- Demonstrate good communication skills, and abilities to work with a diverse team

Academic background/experience:
- BS/MS EE/CS, 5+ years

Preferred skills
- Emulation or post-si stimulus development and debug
- Scripting and software development skills (Perl, C, C++)
- Verilog, System verilog